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State-of-the-art C 60 organic transistors are reported here by engineering the essential electrode/ semiconductor and dielectric/semiconductor interfaces. By using calcium ͑Ca͒ as the source and drain electrodes, the width-normalized contact resistance ͑R C W͒ at the electrode/semiconductor interface could be reduced to a constant value of 2 k⍀ cm at a gate-source voltage ͑V GS ͒ of 2.6 V, for devices with channel lengths ranging from 25 to 200 m. Channel transconductance is observed to follow channel length scaling, and charge mobility average value of 2.5 cm 2 / Vs at V GS Ͻ 5 V is found independent of channel length within the studied range. © 2008 American Institute of Physics. ͓DOI: 10.1063/1.2993349͔
Driven by the demands for low-cost, large-area flexible electronics with low processing temperatures, low-power organic field-effect transistors ͑OFETs͒ are of great interest. To date, a major challenge has been to improve the discrete device performance of n-channel OFETs. Electron mobilities as high as 4.9 and 6 cm 2 / Vs have been reported by Itaka 1 and Anthopoulos 2 in C 60 devices when operated at high voltage ͑Ͼ60 V͒. However, in the former report the on/off current ratio was inevitably reduced by the use of a pentacene ͑a well-known p-type semiconductor͒ layer at the dielectric/ semiconductor interface. In the latter report, C 60 was deposited by hot wall epitaxy requiring deposition temperatures as high as 250°C. Recently, low-voltage C 60 OFETs were demonstrated with a triple layer gate insulator of SiO 2 /ZSO/SiO 2 ͑ZSO: zirconium-silicon oxide͒ with low level of hysteresis. 3 However, the threshold voltage of 1.9 V was high compared with the applied voltage of 5 V.
The electrical characteristics of OFETs are governed not only by the properties of the semiconductor material but also by the boundary conditions imposed by the device architecture. The most important factors related to above mentioned conditions to look at are the contacts and the interfaces. For example, the low electron mobility measured from n-channel OFETs is often due to the contact resistance imposed by the injection barrier between the organic semiconductor and the source/drain electrodes, sometimes s-shaped output curves are also reported due to the high injection barrier in n-type OFETs. 4 The issue of contact resistance in n-channel OFETs, which is far more serious than that of p-channel OFETs, has not yet been widely studied. On the other hand, electron trapping at the interface from carbonyl, hydroxyl, and silanol groups has been confirmed as a primary limiting factor for n-channel conduction and a major contribution to large threshold voltage. 4, 5 In this letter, state-of-the-art n-channel transistors with commercially available C 60 are reported by engineering the essential electrode/semiconductor and dielectric/ semiconductor interfaces. The width-normalized contact resistance ͑R c W͒ has been reduced to a constant value of 2 k⍀ cm at a gate-source voltage ͑V GS ͒ of 2.6 V for the channel lengths ranging from 200 down to 25 m by using a low work function metal ͑Ca͒ as the source/drain electrode, leading to excellent electrical characteristics. Besides high electron mobility with an average value of 2.5 cm 2 / V s, overall high electrical performance and stability at low operating voltages are demonstrated by using a combination of Al 2 O 3 : BCB ͑gate dielectric͒/C 60 ͑semiconductor͒/Ca ͑source/drain electrodes͒ in the device architecture. It not only enables higher performance parameter in a wide range of channel lengths at a low operating voltage, but also significantly improves the electrical stability and reproducibility. 6 The active C 60 layers were formed using physical vapor deposition ͑PVD͒ with the substrates kept at room temperature, which would enable the fabrication of C 60 devices and circuits on plastic substrates. The combined operating properties of these OFETs are comparable to the best reported p-channel OFETs ͑Ref. 7͒ and outperform amorphous silicon thin-film transistors ͑TFTs͒.
OFETs were fabricated on heavily n-doped silicon substrates ͑also serve as gate electrodes͒ with a top-contact geometry. A 100 nm thick layer of Al 2 O 3 as a gate insulator was formed by atomic layer deposition: a deposition technique that allows for the deposition of highly conformal, defect-free dielectric layers at lower temperature. 8, 9 To better control the interfacial properties at the dielectric and C 60 , the Al 2 O 3 dielectric surface was passivated with a thin buffer layer of BCB ͑Cyclotene™, Dow Chemicals͒. Crosslinkable BCB can provide a high-quality hydroxyl-free interface to the organic semiconductor with a high dielectric breakdown strength exceeding 3 MV/cm. 6, 10 The total capacitance density ͑C OX ͒ measured from parallel-plate capacitors with 12 varying contact areas was 50 nF/ cm 2 . The leakage current density through the gate dielectrics was negligible ͑below 10 −8 A / cm 2 ͒ under an applied field of 2 MV cm −1 . Sublimed grade C 60 ͑Alfa Aesar͒ was purified using gradient zone sublimation prior to deposition. A 50 nm thick film of C 60 was deposited at a rate of 0.6 Å / s using PVD at a constant pressure of 5 ϫ 10 −8 Torr while the substrates were held at room temperature. Subsequently, without breaking vacuum, the deposition of 150 nm thick top source/drain electrodes was done through a shadow mask containing the a͒ Author to whom correspondence should be addressed. Representative output and hysteretic transfer characteristics are compared in Fig. 1 for both long-channel devices ͑L = 200 m͒ ͓Figs. 1͑a͒ and 1͑b͔͒ and short-channel devices ͑L =25 m͒ ͓Figs. 1͑c͒ and 1͑d͔͒ with the same channel width W = 2000 m. The electrical parameters: fieldeffective mobility ͑͒, threshold voltage ͑V T ͒, subthreshold slope ͑S͒, and on/off current ratio ͑I on/off ͒, are summarized and compared in Table I . In this work, the maximum mobility values from the dependence of gate bias in the saturation regime were used to characterize C 60 OFETs. The threshold voltage V T was determined at the maximum of the second derivative of I DS with respect to V GS in the linear regime where V GS ͑5 V͒ is much larger than V DS ͑0.05 V͒. 13 Subthreshold slopes ͑S͒ and on/off current ratios ͑I on/off ͒ are also extracted from the transfer characteristics. For each type of transistors, two to four devices with identical geometry were measured to obtain a mean value and standard deviation ͑s.d.͒. As shown Figs. 1͑b͒ and 1͑d͒, the devices show no hysteresis in the transfer characteristics. As detailed in the previous report, 6 with BCB at the interface, C 60 OFETs also show excellent electrical stability under both repeated and continuous dc stress. For long-channel devices ͑W = 2000 m / L = 200 m͒ as shown in Figs. 1͑a͒ and 1͑b͒ , devices show excellent performance with a high mobility of 2.3Ϯ 0.2 cm 2 / V s, V T close to zero, subthreshold slope S around 0.1 V/decade. When the channel length is scaled down to 25 m, devices start to show short-channel effects, such as a less pronounced saturation of I DS , earlier turn-on and higher subthreshold voltage, 14 as shown in Fig. 1͑d͒ . However, unlike in most n-channel OFETs, the mobility of the devices with Ca contacts remains unaffected with maximum I DS increased by almost eight times.
To investigate the dependence of mobility on channel length, field-effect mobilities of devices with channel width W = 500, 1000, and 2000 m are statistically plotted over the inverse of channel length ͑L −1 ͒ in Fig. 2͑a͒ . The transconductance g m , calculated in the saturation regime as a function of the inverse of channel length ͑L −1 ͒ is also plotted in Fig. 2͑a͒ , where a g m larger than 15 S / mm was achieved for the short-channel devices with L =25 m. With no Schottky barrier between Ca source/drain electrodes and C 60 , the mobility for devices with Ca becomes independent of channel length in the range of L = 200 m down to 25 m, as seen in Fig. 2͑a͒ . Hence, devices with Ca as source/drain contacts show channel scaling as in metaloxide-semiconductor FET ͑MOSFET͒-like characteristics where g m becomes proportional to L −1 . To gain a better understanding of the contact effect on the mobility, the width-normalized contact resistance ͑R C W͒ of C 60 transistors with Ca contacts was extracted using a transmission line method, as shown in Fig. 2͑b͒ is the field-effect mobility, V T is the threshold voltage, S is the subthreshold slope, and I on/off is the on/off current ratio. metal to the channel. The former can be reduced by tuning the Fermi level ͑E F ͒ of the metal with V GS to lower the injection barrier and the latter can be reduced by induced charge density in the accumulation regime with V GS . In the case of Ca, the contact resistance drops drastically and rapidly reaches a constant value of 2 k⍀ cm by applying only 2.6 V, which is in contrast to the tens of volts needed for most OFETs. The residual contact resistance ͑which is no longer modulated by the gate bias͒ could be governed by the intrinsic conductivity of C 60 films. The low residual contact resistance achieved at extremely low V GS is attributed to the combination of a low injection barrier between C 60 and Ca and a high intrinsic mobility of C 60 ͑therefore high conductivity͒. Figure 3 exhibits the static behavior of resistive-load inverters along with a scheme of the device ͑inset͒, which is composed of C 60 OFET and a load resistor ͑load resistance R =10 M⍀͒. With a low threshold voltage, the inverter operates at a low supply voltage V DD of 5 V and the inverter shows an almost ideal transfer curve with a sharp output voltage switching between 5 ͑"high"͒ and 0 V ͑"low"͒. No hysteresis was observed during the inverter action, reflecting excellent threshold voltage stability in our OFETs. The measured voltage gain −dV out / dV in , an important parameter for subsequent stage switching, was as large as 13. This gain obtained at low supply voltage directly benefits from low threshold voltage and high bias current resultant from high mobility and low contact resistance in our C 60 OFETs. The parameter exhibits real potential of our OFETs for logic circuits operating at low voltage.
In summary, we have fabricated high-performance n-channel C 60 -based OFETs with MOSFET-like electrical characteristics, high electron mobilities of 2.3 cm 2 / V s, threshold voltages near zero ͑V T Ͻ 1 V͒, low subthreshold slopes ͑S Ͻ 0.3 V / decade͒, on/off current ratios larger than 10 6 , and maximum transconductance g m larger than 15 S / mm. This overall excellent performance was obtained by engineering the dielectric/organic semiconductor interface and by reducing the contact resistance at the metal contact/organic semiconductor interface. Finally, a simple resistive load organic inverter operating at low voltages ͑ϳ5 V͒ was also demonstrated with a high dc gain and without hysteresis in its transfer curve. 
